Convert the Decimal number 456.7 89 to the Following |
|
University | Amity blog |
Service Type | Assignment |
Course | |
Semester | |
Short Name or Subject Code | Computer Organization |
Product | of Assignment (Amity blog) |
Pattern | Section A,B,C Wise |
Price | Click to view price |
1 . Convert the decimal number 456.7 89 to the following:
Binary number
BCD equivalent
Hexadecimal number
Octal number
3 . Make the logic diagram of the 4-bit serial shift register using J-K flip flops. Show the steps to shift the binary number 1001, through this shift register.
5. Describe the function of Cache Memory & Virtual Memory in memory organization.
Assignment B
Case Detail:
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory
Suppose we have the instruction Load 1000. Given that memory and register R1 contains the values tabulated below:
Memory Address Value
1000 1400
---
1100 400
---
1200 1000
---
1300 1100
---
1400 1300
Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator if R1= 200 and fill in the table below:
How many bits are needed for the opcode? How many bits are left for the address part of the instruction?
What is the maximum allowable size for memory?
What is the largest unsigned binary number that can be accommodated in one word of memory?
Assignment c
Question No. 1
A microprocessor has a data bus with 32 lines and addresses bus with 20 lines. The
Maximum number of bits that can be stored in this memory is
Options
32 x 220
32 x 232
20 x 220
20 x 232
Question No. 2
Which memory is faster?
Options
Register
Cache
RAM
Hard disk
Question No. 3
Which of the following gates are called universal gates?
Options
AND and OR
AND and NAND
XOR and XNOR
NAND and NOR
Question No. 4
The decimal number +14 can be represented in 6 bit two’s complement format as
Options
010010
101110
001110
110010
Question No. 5
The full adder performs binary addition on--
Options
2 binary digits
3 binary digits
2 decimal digits
3 decimal digits
Question No. 6
Reverse polish notation is evaluated with the help of--
Options
Stack
RAM
ROM
None of the above
Question No. 7
Pipeline arithmetic units are used to implement--
Options
Floating-point operations
Multiplication of fixed-point numbers
A) and B) both
None of the above
Question No. 8
In NOR latch, a race condition occurs when---
Options
R=0, S=0
R=0, S=1
R=1, S=0
R=1, S=1
Question No. 9
A register which can be incremented or decremented and whose primary function is a point to data is called--
Options
Accumulator
Program Counter
Flat register
Index register
Question No. 10
Which of the following is not arithmetic instruction?
Options
MUL
STORE
INC
NEG
Question No. 11
The number of fetch operations to execute instruction having immediate operand is--
Options
0
1
2
NON OF THE ABOVE
Question No. 12
In instruction cycle--
Options
The indirect cycle is always followed by execute cycle
Fetch cycle is always followed by interrupts
Execute cycle and fetch cycles are simultaneously executed
None of the above
Question No. 13
Which of the following gates recognizes only words that have an odd number of 1s?
Options
Nand Gate
Exclusive -OR gate
NOR gate
And Gate
Question No. 14
Octal number system is--
Options
A positional system with weights 0 to 9
A positional system with weights 0 to 8
A positional system with weights 0 to 7
A non - positional system with weights 0 to 7
Question No. 15
A CPU has a 16 bit program counter. This means that the CPU can address--
Options
16 K memory locations
32 K memory locations
64 K memory locations
256 K memory locations\
Question No. 16
The sum of two hexadecimal numbers 23D and 9AA gives the hexadecimal number--
Options
AF7
BF6
BE7
BE5
Question No. 17
Which of the following memory is not possible?
Options
10 bit address,12 bit cell size, 1024 cells
9 bit address, 8 bit cell size 1024, cells
11 bit address, 8 bit cell size, 1024 cells
10 bit address, 8 bit cell size, 1024 cells
Question No. 18
2's complement of 10101100 is--
Options
1010100
1100010
1001001
1100101
Question No. 19
Virtual memory system allows the employment of--
Options
The full address space
More space than the address space
More than the hard disk space
Cache memory
Question No. 20
DMA module takes control of bus in order to transfer data when--
Options
Only when the CPU does not need the bus
The data is ready to transfer
Interrupt is being serviced by CPU
None of the above
Question No. 21
Pseudo-operation means--
Options
Simulation of arithmetic operations
Directive to assembler to perform a specific operation
Those operations which produce single machine instructions
None of the above
Question No. 22
The typical microprocessor is most likely to contain--
Options
ALU
RAM
Power supply
Audio input pin
Question No. 23
In register addressing mode operands are looked at--
Options
IN CACHE
In secondary storage
In CPU
In primary memory
Question No. 24
The sum of two octal numbers 12 and 17 would be in octal as--
Options
21
23
29
31
Question No. 25
The two parts of a microprocessor instruction are called operation and the--
Options
Operator
Operand
Observable
None of the above
Question No. 26
An attempt to execute illegal of undefined instruction may lead to--
Options
TRAP event
I/O interrupt
CPU malfunctioning
None of the above
Question No. 27
In karnaugh map of four variables A, B, C and D, the term--
Options
will cover a strip of two squares
will cover a strip of four squares
will cover a strip of three squares
will cover a strip of eight squares
Question No. 28
In the memory hierarchy, the fastest memory is--
Options
SRAM
Cache
CPU registers
DRAM
Question No. 29
The maximum number of directly addressable location in the memory of a processor having 10 bits wide control bus, 20 bit address bus and 8 -bit data bus is--
Options
1 K
2 K
1 M
2 M
Question No. 30
Relocation of program is possible by--
Options
Dynamic programming
Suitably adjusting address sensitive operands in the program
Using appropriate loader
None of these
Question No. 31
What can be used to store one or more bits of data, which can accept and/or transfer information serially?
Options
Parallel registers
Shift registers
Counters
None of these
Question No. 32
To avoid wastage of memory, the instruction length should be--
Options
Multiple of character size only
Of word size only
Of word size which is multiple of character size
None of these
Question No. 33
DMA modules can communicate with CPU through--
Options
Interrupt
Cycle stealing
Branch instruction
None of these
Question No. 34
The sequence of microinstructions is also known as--
Options
Software
Hardware
Firmware
None of these
Question No. 35
The number of select input lines required for an 8 to 1 multiplexer is--
Options
1K
2K
1M
None of these
Question No. 36
A CPU has a 16 bit program counter. This means that the CPU can address--
Options
16 K memory locations
32 K memory locations
64 K memory locations
256 K memory locations
Question No. 37
The minimum numbers of bits required to represent numbers in the range -50 to 50 is-
Options
5
7
6
8
Question No. 38
The sum of two hexadecimal numbers 23D and 9AA gives the hexadecimal numbe--r
Options
AF7
BF6
BE7
BE5
Question No. 39
Stored program concept may provide--
Options
Maximal use of secondary storage
Program to modify its own instructions
Use of cache memory
None of the above
Question No. 40
Viewing computers single addressable memory of unlimited size is connected with concept of --
Options
Virtual memory
Associative memory
Dynamic memory
None of the above
Solve by www.solvezone.in contact for more detail - 8882309876